[1]
M. Jurgo, “All digital phase-locked loop”, MLA, vol. 5, no. 2, pp. 128-132, May 2013.